Abstract This paper presents a 15-bit, two-stage pipelined successive approximation register (SAR) analog-to-digital converter (ADC) suitable for low-power, cost-effective sensor readout circuits. The use of aggressive gain reduction in the residue amplifier combined with a suitable capacitive array DAC topology in the second stage simplifies the design of the operational transconductance amplifier (OTA) while eliminating excessive capacitive load and consequent power consumption. An elaborate power consumption analysis of the entire ADC was performed to determine the number of bits in each stage of the pipeline. Choice of a segmented capacitive array DAC and attenuation capacitor-based DAC for the first and second stages respectively enable significant reduction in power consumption and area. Fabricated in a low-cost 0.35-µm CMOS process, the prototype ADC achieves a peak SNDR of 78.9 dB corresponding to an effective number of bits (ENOB) of 12.8 bits at a sampling frequency of 1 kS/s and provides an FoM of 157.6 dB. Without any form of calibration, the ADC maintains an ENOB > 12.1 bits upto the Nyquist bandwidth of 500 Hz while consuming 6.7 µW. Core area of the ADC is 0.679 mm 2 .
are usually powered by batteries or energy-harvesting sources and hence low power consumption is paramount for the constituent ADCs. Distributed wireless sensor networks usually employ tens or hundreds of autonomously-powered sensor nodes to acquire, condition and relay data to a central location. Hence it is advantageous to fabricate the associated electronics including ADCs in a low-cost, standard CMOS process.
Even though the SAR ADC is renowned for its excellent power efficiency at moderate resolutions [2] , the design of SAR ADCs with effective number of bits (ENOB) above 12 bits [1, [3] [4] [5] poses formidable challenges due to the requirements on comparator noise and capacitor matching. The pipelined SAR ADC also known as the SAR-assisted pipeline ADC harnesses the advantages of SAR and pipelined ADCs to realize high resolution and improved sampling rate. By incorporating a SAR ADC as the sub-ADC in the pipeline stages, the need for high-accuracy comparators and active front-end sample-and-hold can be obviated [6] . For a given resolution, the pipelined SAR ADC requires lesser number of stages compared to a conventional pipelined ADC which translates into substantial power savings. The speed bottleneck caused by the sequential SAR algorithm is alleviated in the pipelined SAR ADC especially for high resolutions. However, the pipelined SAR ADC requires a high-gain operational transconductance amplifier (OTA) to amplify the residue between stages with sufficient accuracy. Since the open-loop DC gain requirement of the residue amplifier increases exponentially with the total resolution of the ADC, the design of high-gain OTAs constitutes a major challenge for implementing high-resolution pipelined SAR ADCs.
Several works have employed inter-stage gain reduction in pipelined SAR ADCs to relax the requirements on the DC gain and output swing of the residue amplifier. Gain reduction also increases the feedback factor of the amplifier and thus improves the closed-loop bandwidth [6] . In [6] , a gain reduction factor of 1/2 has been used. Higher gain reduction factors will require increased resolution/sampling capacitance for the second stage sub-ADC to compensate for the reduced signal swing [7] . In this work, a gain reduction factor of 1/8 has been used for the residue amplifier. The increased capacitance requirement in the second stage has been alleviated by choosing a binary-weighted capacitive DAC with attenuation capacitor. In high-resolution SAR ADCs, matching constraints necessitate large unit capacitors in the capacitive array which entails substantial power consumption and chip area. We have used a segmented capacitive array DAC in the first stage which meets the targeted static linearity with a lower unit capacitance compared to a conventional binary-weighted capacitive DAC. By choosing the proper number of bits for segmentation, the power consumption due to the binary-to-thermometer decoder has been kept low. Based on an exhaustive analysis of the power consumption of the different sub-blocks of a 15-bit pipelined SAR ADC, 7 bits and 9 bits were allocated to the first and second pipeline stages respectively which provided a good trade-off between implementation complexity and power savings. The prototype ADC achieves a peak ENOB of 12.8 bits while consuming 6.7 µW at a sampling frequency of 1 kS/s. This paper is organized as follows. Section 2 provides an overview of the two-stage pipelined SAR ADC architecture. Section 3 describes the important features of the proposed ADC architecture. Section 4 discusses the implementation details of the ADC while Section 5 presents the measurement results and comparison to prior art. Finally, conclusions are drawn in Section 6.
Overview of the two-stage pipelined SAR ADC
The general architecture of the two-stage pipelined SAR ADC is shown in Fig. 1 [6] . To simplify the discussion, a singleended version is shown. The resolutions for the first-stage and second-stage sub-ADCs are N 1 bits and N 2 bits respectively. An OTA with capacitive feedback implements the residue amplification between the pipeline stages. Because the second stage has one bit redundancy [8] , the total resolution of the ADC is given by N = N 1 +N 2 −1. Since the openloop DC gain of the OTA grows exponentially with N, a very large DC gain is required for high-resolution pipelined ADCs [7, 9, 10] . Figure 2 shows the time sequence of the two-stage pipelined SAR ADC, where f s is the sampling frequency of the first stage and f r is the sampling frequency of the second stage. The input signal V in is sampled by switch S 0 during phase f s . During phase f r , the switches S 1 and S 2 are turned on and the residue voltage from the first stage is amplified and sampled by the second stage sub-ADC. To increase the settling time available for input sampling and residue generation, the duration t p for the phases f s and f r is set to 2/ f clk where f clk is the system clock frequency of the pipelined SAR ADC [8] . The time interval for determining each output bit is 1/ f clk . For odd N, the clock frequency can be derived as 
If the total resolution N is even, then the clock frequency can be derived as
It is to be mentioned that the first-stage sub-ADC requires N 1 +1 clock cycles to convert the N 1 bits and form the residue.
3 Features of the proposed ADC Figure 3 shows the circuit details of the proposed ADC architecture. A single-ended version is shown for clarity while the actual implementation is fully differential. This section motivates the important design choices for the ADC implementation along with the relevant analyses. Selection of DAC topologies for the SAR stages, gain reduction in the residue amplifier and allocation of stage resolution are described.
Vres,out Fig. 3 Proposed ADC architecture.
First-stage DAC topology
The static linearity of the first-stage SAR ADC shown in Fig. 3 is dominated by capacitor mismatch in the corresponding capacitive array DAC. For the conventional binary-weighted capacitive DAC, the maximum error caused by mismatch of capacitors occurs during the MSB code transition from '011...1' to '100...0' where all the capacitors switch states [11] . The worst-case standard deviation of the differential nonlinearity (DNL) for the N 1 bit first-stage DAC is given by [11] 
where σ C u1 is the standard deviation and C u1 is the mismatchlimited unit capacitor of the sub-DAC. For the pipelined SAR ADC, although the resolution of the first stage is N 1 , the accuracy for the first stage must meet the total resolution N which requires
where V REF /2 N is the least significant bit (LSB) of the N-bit ADC. Combining (1) and (2), we get
For a typical metal-insulator-metal (MIM) capacitor [2] ,
where A is the capacitor area, K σ is the mismatch parameter and K c is the capacitor density. Substituting (4) into (3), the mismatch-limited unit capacitor of the first-stage DAC can be derived as
Utilizing (1) and (4), σ DNL,max for the conventional binaryweighted capacitive DAC can be formulated as
For the poly-insulator-poly (PIP) capacitor in 0.35-µm CMOS process, K σ = 0.45% µm and K c = 0.86 fF/µm 2 . Let the first stage DAC of the 15-bit ADC be implemented using a conventional binary-weighted array with N 1 = 7 bits. From (5), the minimum mismatch-limited unit PIP capacitor is 652 fF which results in a total capacitance of 83.4 pF for the first stage. The reason for choosing N 1 = 7 bits will be explained in Section 3.3.4.
It is desirable to lower the total capacitance of the DAC array to avail power and area savings. The required value of the mismatch-limited unit capacitor can be lowered without compromising linearity performance by using a segmented capacitive array DAC in the first stage. Since the number of capacitors to be switched during conversions is reduced in a segmented DAC, less voltage variation is caused by capacitor mismatch. The segmented first-stage DAC is composed of a k-bit unary-weighted array and an (N 1 − k)-bit binaryweighted array where the k bits correspond to the MSBs of the array. The value of each capacitor in the unary-weighted array is 2 N 1 −k C u1 . The worst-case standard deviation of the DNL can be found as [11] 
Substituting (4) into (7), σ DNL,max for the segmented binaryweighted capacitive DAC can be formulated as
Comparing (6) and (8), it is seen that the σ DNL,max for the segmented DAC is √ 2 k−1 times lower than that of the conventional binary-weighted DAC. Using the same derivation procedure as for (5), the mismatch-limited unit capacitor for the first-stage segmented DAC can be obtained as
which is 2 k−1 times lower than the C u1 for the conventional binary-weighted DAC. It is to be mentioned that the segmented DAC requires a binary-to-thermometer decoder and additional switches which lead to extra power consumption and chip area. Hence an excessive degree of segmentation will outweigh the benefits of reduced DAC capacitance. In this work, a segmentation degree of k = 3 was chosen for the first stage DAC as a trade-off between lower unit capacitance value and increased complexity/power consumption in the digital logic. Fig. 4 plots 3σ DNL,max vs. C u1 from (6) and (8) Since the DAC array capacitance of the first stage is used for sampling the inputs of the ADC, the kT /C noise of the sampling switches also imposes a restriction on the minimum value of the unit capacitance. For the first stage of the pipelined SAR ADC, the thermal noise from the sampling switches should below the quantization noise of the 15-bit ADC. From [12] , the thermal-noise limited unit capacitance is computed as
where k is the Boltzmann constant, T is the absolute temperature and V FS is the full-scale range of the ADC. For N = 15, N 1 = 7, T = 300 K and V FS = 3.3 V, C u1,n = 38 fF which is significantly lower than the mismatch-limited C u1 . Apart from mismatch and noise, the technology process also sets a lower limit on the unit capacitance through minimum feature sizes. The final value of unit capacitance is chosen as max(C u1 ,C u1,n ,C pro ), where C pro is the process-limited unit capacitor. In this work, the mismatch-limited C u1 sets the unit capacitance in the first-stage DAC.
Gain reduction and second-stage DAC topology
An OTA with capacitive feedback implements the residue amplifier as shown in Fig. 3 . The error in the amplified resdue due to the finite DC gain of the OTA must be less than 1 LSB of the N-bit pipeline ADC which requires
where A is the DC gain of the OTA and β is the feedback factor. The maximum value of the residue voltage from the first-stage is
Substituting (12) in (11), the requirement on A is obtained as
The proposed ADC has N 1 = 7. Without any form of interstage gain reduction, the value of C f = 2C u1 . The resulting feedback factor is
Using the value of β from (14) in (13) gives
Thus the 15-bit ADC without gain reduction will require A > 84.3 dB. Allocating a 6 dB margin to maintain performance over process, supply voltage, and temperature (PVT) variations leads to A > 90 dB. Also the maximum amplitude of the amplified residue will be V REF /2 which demands railto-rail output swing for the OTA. Since the design of an OTA with such specifications constitutes a formidable challenge, gain reduction has been employed in the residue amplifier to relax the OTA specifications.
To effect gain reduction, we set C f = 2 m C u1 where m is an integer. The value of m is sufficiently lower than N 1 so that the feedback factor β ≈ 2 m−N 1 . Consequently
Thus the DC gain requirement for the OTA is reduced 2 m−1 times compared to (15) . However, the signal swing at the input of the second-stage SAR ADC in Fig. 3 is proportionately reduced. Maintaining the same SNR for the secondstage ADC requires sufficient lowering of the noise floor.
The output voltage of a two-stage pipelined ADC (V pip ) with 1-bit redundancy in the first stage is given by
where the inter-stage gain G = 2 N 1 −1 . When gain reduction with C f = 2 m C u1 is applied, the output voltage becomes
where the inter-stage gain G = 2 N 1 −m . By comparing (18) and (17), it is evident that the total capacitance of the secondstage SAR ADC has to be increased 2 m−1 times in order to obtain the same output voltage. The resulting total capacitance required in the second stage is
where the C u2 is the unit capacitance and 2 N 2 C u2 is the total capacitance of the conventional binary-weighted DAC. An extra capacitor C x has been added as shown in Fig. 3 to satisfy the total capacitance requirement. Hence inter-stage gain reduction involves a trade-off between relaxed OTA specifications and increased capacitance in the second stage. In this work, m = 3 has been chosen which provides a lower DC gain requirement A > 72.2 dB for the OTA and reduced output swing of V REF /8 which corresponds to a differential output swing of 0.825 V pp. The design of the OTA is thus considerably simplified. The choice of m = 3 entails a four-fold increase in the second-stage input capacitance as seen from (19) . The N 2 -bit second-stage sub-ADC requires 3σ DNL,max < V REF /2 N 2 to satisfy the linearity requirement. Utilizing a procedure similar to the derivation of (5), C u2 for a conventional binaryweighted DAC is obtained as
A binary-weighted DAC with attenuation capacitor consisting of an M-bit main-DAC and S-bit sub-DAC as shown in Fig. 3 where M + S = N 2 has been implemented in this work to mitigate the total capacitance requirement in the DAC. For the second-stage DAC, N 2 = 9, M = 5 and S = 4 resulting in a total effective capacitance of
The mismatch-limited unit capacitance for the attenuation capacitor based DAC is given by [13] 
It can be readily seen from (20) and (22) that the attenuationbased DAC imposes a large C u2 value. However the C u2 values from (20) and (22) are much lower than the processlimited minimum PIP capacitor. Hence a C u2 value which is adequately larger than the process-limited capacitor has to be used in both the DACs. Comparing (19) and (21) using the same C u2 value, it is found that the attenuation-based DAC reduces the total capacitance of the second-stage DAC by a factor 1/16. Finally the extra capacitor used is given by
Analysis of the ADC power consumption
In low sampling rate SAR ADCs, a substantial portion of the total power consumption is due to the capacitive DAC [2, 14] . Proper choice of unit capacitance and DAC topology is crucial for minimizing the power consumption in SAR ADCs. For the 15-bit pipelined SAR ADC, the resolutions N 1 and N 2 for the first and second stage sub-ADCs have been determined with the aid of power consumption analysis for the entire ADC. The choice of the segmentation degree k in the second stage ADC is also elaborated upon in this section.
DACs in the pipeline stages
The DAC power consumption is directly proportional to the total capacitance. The first-stage ADC utilizes a segmented DAC which achieves the targeted DNL performance using a lower unit capacitance as discussed in Section 3.1. The average power consumption of the segmented N 1 -bit DAC with a unary-weighted segment of k MSBs and N 1 − k binaryweighted LSBs is given by [15] as
where C u1 is the unit capacitor of the first stage. In the second stage, a binary-weighted capacitive DAC with attenuation capacitor has been employed to mitigate the increased capacitance requirement due to gain reduction as shown in Section 3.2. The power consumption of the attenuation capacitor based DAC is computed as the sum of the power consumption of the M-bit main DAC and S-bit sub-DAC.
Following the analysis in [16] , the power consumption of the attenuation capacitor based DAC is given by
where
Since an additional capacitor C x given by (23) is required to maintain the same SNR, the power consumption of the DAC needs to be modified accordingly. The charge on the DAC capacitors varies according to the DAC output voltage V DAC i where V DAC i is given by
For the M-bit main-DAC, the total capacitance is increased to C M_total = 2 M+m−1 C u2 which means that V DAC,i of the main DAC is reduced 2 m−1 times. Hence the power consumption for the main DAC is also reduced with the same ratio resulting in
When it comes to the sub-DAC, the total capacitance is given by
where C S0 , the total capacitance from the main-DAC, is expressed as
where the C a = 2 S 2 S −1 C u2 is the attenuation capacitor. With larger capacitance in the main DAC, C S0 more closely approximates C a indicating that the total capacitance of the sub-DAC does not change due to the addition of C x . Hence the power consumption of the sub-DAC is still given by (27). The total power consumption for the attenuation DAC with C x is given by P DAC_att = P 2,main_DAC + P sub_DAC .
A simplified expression for (32) using D i = 1 is obtained as
OTA and Dynamic Comparator
The OTA amplifies the residue signal for conversion in the second pipeline stage. Following the analysis in [17] , the power consumption of the OTA can be expressed as
where C LA is the capacitive load of the OTA, V FS is the fullscale range of the ADC and G = 2 N 1 −m is the closed-loop voltage gain. For a classical MOS transistor in strong inversion, the parameter V e f f = (V gs −V T ) /2, where V gs and V T are the gate-to-source and threshold voltages respectively [17] . Because the amplifier operates only during the sampling phase of the second stage, the OTA load capacitance can be approximated to the total capacitance of the secondstage DAC which means that the additional C x will increase the power consumption of the OTA. The dynamic latch comparator is used in the first and second stage SAR ADCs. It only consumes dynamic power during the reset and regeneration phases. Normally, the duty cycle of the clock signal is 50%. So, the reset and regeneration time are the same ideally. As shown in [17] , the power consumption for the regeneration phase can be derived as
where i is the stage number and C LC_i is the capacitive load of the comparator which is determined by the thermal noise of the i th stage. For the reset phase, it is a process of discharge. We assume that the voltage drops from V FS to 0. The power consumption for the reset phase can be derived as
So the total power consumption for the dynamic latch comparator is P c,tot_i = P c,reg_i + P c,rst_i
Digital blocks
The conventional method to build the SAR logic is to use D-type Flip Flops (DFF). Based on the analysis provided in [12] , the power consumption of the synchronous SAR logic in each pipeline stage can be expressed as
where C min is the input parasitic capacitor of a minimumsized inverter, V DD is the supply voltage, and α represents the total switching activity of the SAR logic.
A binary-to-thermometer decoder is required for implementing the segmented DAC. The power consumption for a k-bit decoder is given by [15] 
Power consumption of the pipelined SAR ADC
Ignoring the power consumption of the switches and the leakage currents, the total power consumption is found using (24) , (33), (34), (37), (38), and (39) as
In order to predict the power consumption bound for the two-stage pipelined SAR ADC, the following typical CMOS parameters are used. For 0.35-µm CMOS, V e f f = 300 mV and C min = C pro = 3 fF [17] . For the first stage, the mismatchlimited PIP capacitor given by (9) is used for the analysis. In contrast, the mismatch-limited C u2 dominates the power consumption for N 1 < 6 bits. In this work, the ADC is pipelined with N 1 = 7 bits and N 2 = 9 bits as a compromise between lower power consumption and increased complexity in the second-stage sub-ADC. As per the discussion in Section 3.2, it is necessary to make a trade-off between the inter-stage gain reduction factor m and the increased power consumption due to larger capacitance in the second stage sub-ADC. Fig. 6 plots the OTA power consumption according to (34) as a function of m. The value of C LA is given by (21) where C u2 = 3 fF, the process-limited unit capacitance and M = 5. Based on Fig. 6 , m = 3 has been chosen which considerably relaxes the OTA specifications without entailing excessive power consumption due to the increased capacitive load. In order to find the optimal degree of segmentation k for the first-stage DAC, the power consumption of the segmented DAC, associated decoder and first-stage SAR logic was analyzed as a function of k. For this purpose, expressions in (24), (39) and (38) were used with the aforementioned values for the constituent parameters and N 1 = 7. The resulting plots are shown in Fig. 7 . The total power in Fig. 7 is computed as the sum of (24), (38) and (39). It is seen that choosing k ≤ 2 or k > 5 increases the total power consumption of the sub-ADC. As a compromise k = 3 was chosen.
Implementation details
This section describes the implementation details of the various circuit blocks.
First-stage sub-ADC
Based on the analysis in Section 3.3.4, the first pipeline stage has a resolution of 7 bits and utilizes a segmented DAC with k = 3. Incorporating some design margin for the unit capacitor C u1 = 159 computed using Fig. 4 , a PIP capacitor with the value of 212 fF was chosen to design the segmented DAC resulting in a total capacitance of 27 pF for the first stage. Fig. 8 shows the schematic of the 3-to-7 binary-tothermometer decoder required for the unary-weighted 3-bit DAC segment which consists of basic logic gates. The block diagram of the SAR control logic for the first stage sub-ADC consisting of two separate shift registers is illustrated in Fig. 9 . The upper DFF chain is triggered by a "set" signal which subsequently generates the switch control signals (D14· · · D8) for the DAC. Seven DFFs in the upper row generate the bit approximation pulses while the DFFs in the lower row store the output C out of the comparator. The additional four DFFs on the far right side of Fig. 9 generate the sampling signals f s and f r as shown in Fig. 2 for the firststage and second-stage respectively.
For the input sampling switch S 0 in Fig. 3 , the bootstrapping technique [18] is used for improved linearity. Simulation results indicate a linearity corresponding to 18.1 bits for S 0 with a sampling capacitance of 27 pF and 1 kS/s sampling frequency which is sufficient for the 15-bit ADC. The conventional dynamic latch comparator [19] is used to generate the digital output bits. Simple inverters have been used to implement the DAC switches in both pipeline stages. Owing to the use of gain reduction, the total capacitance is given by (21) where m = 3 and M = 5. A unit PIP capacitor C u2 = 15 fF was chosen yielding a total capacitance of 1.94 pF. The SAR logic for the second stage is similar to that shown in Fig. 9 . However, the four DFFs in Fig. 9 that generate the sampling signals f s and f r are omitted in the second stage. Since the resolution of this stage is 9-bit, a transmission gate was used to design the sampling switch S 2 shown in Fig. 3 . The same dynamic latch comparator topology as in the first stage is used to generate the digital output bits.
Measurement Results
The fully differential 15-bit ADC with a core area of 900 µm× 754 µm was fabricated in a one-poly-four-metal (1P4M) 0.35-µm CMOS process. The core was packaged in a JLCC44 package. The chip micrograph is shown in Fig.11 . The unmarked area in Fig.11 includes decoupling capacitors and I/O buffers. Fig.12 shows the measured FFT spectrum of the With a supply voltage V DD = 3.15 V for the OTA and V DD = 3 V for the rest of the circuits, the total power consumption of the ADC is 6.7 µW. The OTA consumes 6.19 µW while the sub-ADCs consume 0.522 µW. The OTA consumes ≈ 92% of the total ADC power which is due to the static currents that always flow in the OTA. Switching on the OTA only during the residue amplification phase and disabling it during the rest of the clock cycles can significantly reduce power consumption. Table 1 compares the proposed ADC with other high-resolution pipelined SAR, pipelined and ∆ Σ ADCs. The Schreier FoM defined by
has been used to compare the performance of the ADCs. The proposed ADC achieves a peak FoM of 157.6 dB. Compared to the implementations in 0.35-µm CMOS reported in [10] , [20] and [21] this work achieves a superior FoM. The achieved FoM is very competitive in comparison to that of the ∆ Σ ADCs in [22] , [23] and [24] which have signal bandwidth similar to this work. Featuring an ENOB > 12 bits and power consumption of 6.7 µW in a low-cost CMOS process, the proposed ADC offers an attractive choice for energy-constrained applications such as wireless sensor networks and biomedical implants. 
Conclusion
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